Published on
VLSI Leadership Awards 2014, organized by the Siliconindia and Mentor Graphics, India, Bangalore which was held on a grand scale on 31st October 2014.
³ÉÈËÍ·Ìõ was the recipient of prestigious the Elite Leadership Awards, one of its kinds that is in the Asia Pacific Region, considering the outstanding contribution to VLSI/ Embedded Design Industry – ³ÉÈËÍ·Ìõ Institution. Vice Chancellor, ³ÉÈËÍ·Ìõ, Professor Ananda Jayawardane received the award on behalf of the ³ÉÈËÍ·Ìõ, Sri Lanka.
